Physical Design Engineer CAD 数字后端方法学工程师(上海)
超威半导体技术有限公司ShanghaiUpdate time: August 26,2019
Job Description
Key Responsibilities:
主要工作内容
主要工作内容
- AMD ASIC implementation flow is highly automated and standardized flow for RTL to GDS’s implementation. It’s based on industry-leading EDA tools, including Synopsys, Cadence, Mentor etc. and designed by multiple scripting languages.
- Participate in the research of back-end flow to improve automation and productivity for new technology
- Work closely with design team for projects’ Tape out
Preferred skills and experience:
技能与经验要求
技能与经验要求
- Major in CS, EE or related, master or bachelor’s degree, with related project experience or internship is a plus
- Knowledge of ASIC design (Digital circuit design, Verilog HDL) or Semiconductor process manufacturing is required
- Be familiar with Linux working environment
- Experience in program with one or more languages (CShell, TCL, Perl or python etc.) is a plus
- Experience in any ASIC flow and/or EDA tools is a plus
- Be eager to learn new knowledge, be able to resolve complex problem.
职能类别:大学/大专应届毕业生
微信分享
Get email alerts for the latest"Physical Design Engineer CAD 数字后端方法学工程师(上海) jobs in Shanghai"